Tag Archive > Physical Verification

Synopsys EDA Interoperability Forum to Feature Subodh Bapat Keynote on Green Computing

(pressebox) Mountain View CA, 02.11.2009, Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that its 22nd electronic design automation (EDA) Interoperability Forum will feature keynote speaker Subodh Bapat, vice president, energy efficiency and distinguished engineer at Sun Microsystems, on the topic of "Groovy Green [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Common Platform Alliance Qualifies Synopsys IC Validator for 32-nm Design Rule Checking

(pressebox) Mountain View, CA, 30.09.2009, Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that the Common Platform technology alliance, a unique technology collaboration between IBM, Chartered Semiconductor Manufacturing and Samsung Electronics, has qualified IC Validator for 32-nanometer (nm) process design rule checking on Common [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Synopsys Galaxy Implementation Platform Supports TSMC 28-Nanometer Process Technology with Reference Flow 10.0

(pressebox) Mountain View CA., USA, 23.07.2009, Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that the Galaxy(tm) Implementation Platform supports TSMC’s 28-nanometer (nm) process technology with Reference Flow 10.0. Galaxy technologies featured in Reference Flow 10.0 include comprehensive 28-nm design rule support for place [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Aquantia Deploys Synopsys IC Validator and IC Compiler for 40nm Quad 10GBASE-T Design

(pressebox) Mountain View, CA, 29.06.2009, Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Aquantia, the leading innovator in 10GBASE-T networking, has deployed Synopsys’ recently announced IC Validator, the newest addition to the Galaxy(tm) Implementation Platform, into production use at 40 nanometers (nm). IC [...]

Continue reading

, , , , , , , , , , , , , , , , , ,

Exar Selects Synopsys as Its Leading EDA Partner

(pressebox) Mountain View, Calif., USA, 26.05.2009, Synopsys, Inc. (Nasdaq:SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Exar Corporation (Nasdaq: EXAR), a leading provider of analog and mixed-signal solutions for connectivity and power management, has signed an expanded business agreement to establish Synopsys as its leading EDA [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

NVIDIA hat Synopsys’ IC-Validator für Sign-Off-Physical-Verification angenommen

(pressebox) Mountain View, USA, 11.05.2009, Synopsys, Inc. (NASDAQ: SNPS), weltweit führender Anbieter von Software und IP zum Entwurf und zur Fertigung integrierter Schaltungen, gibt bekannt, dass NVIDIA Corporation zu Synopsys’ kürzlich vorgestellter Lösung IC-Validator zur physikalischen Verifikation übergegangen ist. Die DRC/LVS-Lösung IC-Validator wurde speziell für hochentwickelte Designs bei 45 Nanometern (nm) und darunter entwickelt, um [...]

Continue reading

, , , , , , , , ,

Synopsys bringt IC-Validator auf den Markt und bietet damit eine signifikante Reduktion der Turnaround-Time bei der physikalischen Verifikation hochentwickelter Designs

(pressebox) Mountain View/USA, 11.05.2009, Synopsys, Inc. (Nasdaq: SNPS), weltweit führender Anbieter von Software und IP zum Entwurf und zur Fertigung integrierter Schaltungen, hat heute die DRC/LVS-Lösung IC-Validator zur In-Design-Physical-Verification und zum Signoff hochentwickelter Designs bei 45 Nanometer (nm) und darunter vorgestellt. Konstruiert zum Erreichen der für führende Fertigungsprozesse erforderlichen hohen Genauigkeit und einer ausgezeichneten Skalierbarkeit [...]

Continue reading

, , , , , , , , , , , ,

LFoundry Introduces Industry-Leading Process Design Kit for Cadence Virtuoso IC 6.1 Custom Design Platform

(pressebox) Landshut, 29.04.2009, LFoundry, a leading analog and mixed-signal foundry, announced today the availability of LFoundry’s 0.15-micron high-performance, analog, mixed-signal and radio-frequency (RF) Process Design Kit (PDK), supporting the complete suite of design advancements available in the Cadence® Virtuoso® IC 6.1 custom design platform. The PDK not only provides customers access to a unique, modular, [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

LFoundry Announces Newest Version of Its Best In Class Process Design Kit

(pressebox) Landshut, 27.04.2009, LFoundry, a leading analog/mixed-signal foundry, announced today the availability of LFoundry?s 0.15 micron high-performance analog/mixed-signal and RF Process Design Kit (PDK), supporting the complete list of design advancements available in Cadence® Virtuoso IC61 custom design platform. The PDK not only provides customers access to a unique modular analog/mixed-signal design and manufacturing environment [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Tundra Semiconductor Selects Synopsys as Its Primary EDA Partner

(pressebox) Mountain View, Calif., USA, 09.03.2009, Synopsys, Inc. (NASDAQ:SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced that Tundra Semiconductor Corporation (TSX:TUN), a leader in System Interconnect, has selected Synopsys as its primary EDA partner. The agreement continues a multi-year collaboration that has resulted in the tapeout of multiple [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,