Tag Archive > Mountain View Ca

Synopsys Galaxy Implementation Platform Supports TSMC 28-Nanometer Process Technology with Reference Flow 10.0

(pressebox) Mountain View CA., USA, 23.07.2009, Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that the Galaxy(tm) Implementation Platform supports TSMC’s 28-nanometer (nm) process technology with Reference Flow 10.0. Galaxy technologies featured in Reference Flow 10.0 include comprehensive 28-nm design rule support for place [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Talenthouse gibt Kreativen ein Zuhause

Globale Künstlerplattform. Schon mit dabei: Wiener Symphoniker, Dallas Austin, Naomie Campbell, Fernando Meirelles und viele mehr Mountain View, CA, USA (ots) – Talenthouse.com, eine online Plattform für und von Künstlern öffnet heute seine Pforten. Kreative Köpfe können ihre Werke aus den Bereichen Musik, Film & Fotografie und Design & Fashion präsentieren und mit anderen Künstlern [...]

Continue reading

, , , , , , , , , , , , , , ,

Aquantia Deploys Synopsys IC Validator and IC Compiler for 40nm Quad 10GBASE-T Design

(pressebox) Mountain View, CA, 29.06.2009, Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Aquantia, the leading innovator in 10GBASE-T networking, has deployed Synopsys’ recently announced IC Validator, the newest addition to the Galaxy(tm) Implementation Platform, into production use at 40 nanometers (nm). IC [...]

Continue reading

, , , , , , , , , , , , , , , , , ,

Nokia WRT plug-ins let web developers & designers quickly extend existing web content to the global mobile marketplace

(pressebox) Mountain View, CA, USA, 09.06.2009, Nokia today introduced three time-saving mobile development tools for desktop designers and developers of Internet content, enabling the quick and easy conversion of standard web code and scripting languages into exciting new mobile applications and services while working directly within three of the most popular software development environments on [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Synopsys IC Compiler with Zroute Technology Achieves Successful Tapeout for InfineonAutomotive Microcontroller

(pressebox) Mountain View, CA, 09.06.2009, Synopsys, Inc. (Nasdaq:SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that IC Compiler with Zroute technology drove silicon success for automotive microcontrollers of Infineon Technologies AG (FSE: IFX / OTCQX: IFNNY), a world leading automotive semiconductor provider. IC Compiler’s Zroute provided a [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Synopsys’ Eclypse Low Power Solution Enables Fujitsu Microelectronics to Cut Design Cycle by 30 Percent

(pressebox) Mountain View CA, 03.06.2009, Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Fujitsu Microelectronics Limited (FML) has deployed Synopsys’ Galaxy(tm) Implementation Platform, for use with its low power digital electronics and mobile application ICs (integrated circuits). Fujitsu Microelectronics engineers used IEEE 1801 [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Synopsys Announces First DDR3 IP Verified in Silicon at 1600 Megabits per Second

(pressebox) Mountain View CA, 03.06.2009, Synopsys, Inc., a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that its DesignWare® DDR3/2 PHY and digital controller IP is the first DDR3 IP that has been fully verified in test silicon at 1600 Megabits per second (Mbps), the maximum data-rate of the [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Synopsys IC Compiler Multi-Corner/Multi-Mode Capability Delivers 2X Faster Design Closure

(pressebox) Mountain View, CA, 02.06.2009, Synopsys, Inc. (NASDAQ:SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that New Japan Radio Co., Ltd. (NJR), a leading supplier of linear integrated circuit devices for professional audio and high reliability automotive products, successfully deployed IC Compiler’s multi-corner/multi-mode (MCMM) capability to achieve [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

SMIC Deploys Synopsys HSPICE Simulator for 45-nm Physical IP and Standard Cell Development

(pressebox) Mountain View/CA/USA, 02.06.2009, Synopsys, Inc. (NASDAQ:SNPS), a world leader in software and IP for semiconductor design, verification and manufacturing, today announced that Semiconductor Manufacturing International Corporation (SMIC; NYSE: SMI and SEHK: 0981.HK), one of the leading semiconductor foundries in the world, has adopted Synopsys’ HSPICE® circuit simulator and WaveView Analyzer for design and verification [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

MediaTek Adopts Synopsys PrimeTime SI for Timing and Signal Integrity Signoff

(pressebox) Mountain View, CA, 13.05.2009, Synopsys, Inc. (NASDAQ: SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced that MediaTek Inc., a leading fabless semiconductor company for wireless communications and digital multi-media solutions, has adopted Synopsys’ PrimeTime® SI solution for static timing analysis (STA) and signal integrity (SI) signoff. MediaTek [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Toshiba Exceeds Quality Goals for 65-nm Multimedia Chips Using Synopsys Test Solution

(pressebox) Mountain View CA, 30.04.2009, Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced that Toshiba Corporation deployed Synopsys’ test solution to exceed the rigorous quality demands for its 65-nanometer (nm) multimedia chips. Toshiba engineers employed Synopsys’ TetraMAX® automatic test pattern generation (ATPG) solution to achieve [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Synopsys Introduces Lower Power, High-Performance Architecture for AMBA 3 AXI On-Chip Interconnect

(pressebox) Mountain View CA, 15.04.2009, Synopsys, Inc. (Nasdaq:SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced that it has enhanced its DesignWare® IP for the ARM® AMBA® 3 AXI(tm) interconnect with the industry’s first hybrid architecture implementation, enabling dedicated high-performance and shared low-performance channels to be combined within a [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Synopsys PrimeTime Advanced On-chip Variation Analysis Enables Renesas to Accelerate Timing Closure at 65-nm and Below

(pressebox) Mountain View CA, 14.04.2009, Synopsys, Inc. (Nasdaq: SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced that Renesas Technology Corp. has deployed Synopsys’ PrimeTime® advanced on-chip variation (OCV) capability to help accelerate timing closure for 65-nanometer (nm) and below system-on-chip (SoC) designs. PrimeTime advanced OCV analysis is an [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Check Point Software Technologies’ acquisition of Nokia’s security appliance business completed

(pressebox) Espoo/Finland and Mountain View/CA/USA, 14.04.2009, Nokia and Check Point Software Technologies today announced the completion of Check Point’s acquisition of Nokia’s security appliance business, which was initially announced on December 22, 2008. With this acquisition, Check Point assumes full ownership of the security appliance business. The two businesses have collaborated for over a decade [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

Synopsys DesignWare USB 2.0 nanoPHY and PCI Express 1.1 PHY IP First to Achieve Compliance in UMC’s 65-Nanometer Process Technologies

(pressebox) Mountain View/CA, 10.03.2009, Synopsys, Inc. (Nasdaq:SNPS), a world leader in software and IP for semiconductor design and manufacturing, today announced that the DesignWare® USB 2.0 nanoPHY IP and PCI Express® 1.1 PHY are the first IP cores to achieve compliance in UMC’s 65-nanometer (nm) SP and LL process technologies. Passing compliance testing helps ensure [...]

Continue reading

, , , , , , , , , , , , , , , , , , ,

prev posts prev posts